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Introduction and Motivation































Waveguide Thickness vs. Effective Index
Silicon waveguide thickness 
and width are chosen such 
that only a single TE and TM 
mode are confined.
At 1550 nm wavelength:
• Thickness – 220 nm






















TE0 TM0 TE1 TM1
Waveguide Width vs. Effective Index
[1] S.Preble, “Waveguides: Silicon Waveguides”, MCEE-789/EEEE-789, Powerpoint, Spring 2165
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TE Mode vs TM Mode
Photonic devices take 
advantage of optical 
tunneling of the evanescent 
field to couple energy from 
one waveguide to another.
TM Mode contains a larger 
amplitude evanescent field 
allowing coupling over 
larger distances
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Energy Confined in Waveguide
Energy Confined in Waveguide
Evanescent Field Region
Evanescent Field Region
TE Mode E-Field (Log Scale)
 Mo e E-Field (Log Scale)
[1] S.Preble, “Waveguides: Silicon Waveguides”, MCEE-789/EEEE-789, 
Powerpoint, Spring 2165
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Double Pattern vs Single Pattern (Using i-line Lithography)
TE Mode
• Minimum needed feature size:
• ~250 nm
• Minimum needed feature separation: 
• ~100 nm
TM Mode
• Minimum needed feature size:
• ~400 nm







































(300 nm) Expose Resist
Develop Positive 
Resist






250nm UV Light Source
UV Cure
Flood Expose
o 250 nm Source
o 140°C
o 7 min


















Coat, Pattern, and Develop NLOF-2020 Negative Photoresist Image
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O2 – Plasma Ash









Final Device Profile – TE Mode Waveguide
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Process Development
UV Cure DOE – Impact of Exposure Time and Temperature on UV Cure Process
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Experimental Setup
• Study the effects of exposure time, exposure 
temperature, room temperature, and humidity 
on the area of cured photoresist remaining after 
processing of the second layer of photoresist
• Apply and develop OiR-620 photoresist without 
exposure
• UV cure the first layer
• Apply and develop NLOF-2020 photoresist 
without exposure

































• Least Squares Regression
• Examined three predictor variables:
1. Exposure Temperature (Continuous)
2. Exposure Time (Continuous)
3. Humidity (Continuous)
• Using one response variable 
1. Area of cured photoresist in cm2
• Regression Model:













• 500 nm 
• 515 nm
• 530 nm






















Affect of Pitch and Duty Ratio on Photoresist Image




















Grating Coupler – Post Etch SEM




Ring Resonator – Post Etch SEM
394.5 nm05 249 82 1 0
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Conclusions
Conclusions Drawn from Final Results
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Conclusions
• Obtained successful results from experimental process:
• Minimum obtained feature size ~150 nm
• Minimum obtained feature separation - ~100 nm
• Developed a working UV cure process using readily obtained positive 
and negative tone resists
• Developed a working LFLE process that can be refined to fabricate 
working TE mode photonic devices




Outline of Possible Future Work
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Outline of Possible Future Work
• Lithography optimization for SOI wafer
• Account for changes in stack reflectivity
• Separate optimization for positive and negative layers
• Optical Proximity Correction (OPC) mask design
• Corrections for bulging in ring to wave guides gap
• Corrections for fine pitch grating couplers
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